JCWS 74

11002 U.S. PTO
09/975293
10/11/01

	Class	Subclass
ISSUE CLASSIFICATION		

PATENT NUMBER

U.S. **UTILITY** Patent Application

O.I.P.E.	PATENT DATE
SCANNED _KS_ Q.A.	

APPLICATION NO.	CONT/PRIOR	CLASS	SUBCLASS	ART UNIT	EXAMINER
09/975293	D	714	763	2133	

RSA

APPLICANTS

Max Yeung
Richard Stephani
Miguel Vilchis

TITLE

Construction of an optimized SEC-DED code and logic for soft errors in semiconductor memories

PTO-2040
12/99

ISSUING CLASSIFICATION

ORIGINAL			CROSS REFERENCE(S)					
CLASS	SUBCLASS	CLASS	SUBCLASS (ONE SUBCLASS PER BLOCK)					
INTERNATIONAL CLASSIFICATION								
					☐ Continued on Issue Slip Inside File Jacket			

☐ **TERMINAL DISCLAIMER**	DRAWINGS			CLAIMS ALLOWED	
	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims	Print Claim for O.G.

☐ The term of this patent subsequent to _____ (date) has been disclaimed.		NOTICE OF ALLOWANCE MAILED
	(Assistant Examiner) _____ (Date)	

☐ The term of this patent shall not extend beyond the expiration date of U.S Patent. No. _____		ISSUE FEE

Amount Due	Date Paid
(Primary Examiner) _____ (Date)	

☐ The terminal ____ months of this patent have been disclaimed.	ISSUE BATCH NUMBER
(Legal Instruments Examiner) _____ (Date)	

WARNING:
The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.

Form PTO-436A
(Rev. 6/99)

FILED WITH: ☐ DISK (CRF)   ☐ FICHE   ☐ CD-ROM
(Attached in pocket on right inside flap)

(FACE)